Fast Efficient And Predictable Memory Accesses
Download Fast Efficient And Predictable Memory Accesses PDF/ePub or read online books in Mobi eBooks. Click Download or Read Online button to get Fast Efficient And Predictable Memory Accesses book now. This website allows unlimited access to, at the time of writing, more than 1.5 million titles, including hundreds of thousands of titles in various foreign languages.
Fast, Efficient and Predictable Memory Accesses
Author: Lars Wehmeyer
language: en
Publisher: Springer Science & Business Media
Release Date: 2006-09-08
Speed improvements in memory systems have not kept pace with the speed improvements of processors, leading to embedded systems whose performance is limited by the memory. This book presents design techniques for fast, energy-efficient and timing-predictable memory systems that achieve high performance and low energy consumption. In addition, the use of scratchpad memories significantly improves the timing predictability of the entire system, leading to tighter worst case execution time bounds.
Embedded Computer Systems: Architectures, Modeling, and Simulation
This book constitutes the refereed proceedings of the 6th International Workshop on Systems, Architectures, Modeling, and Simulation, SAMOS 2006, held in Samos, Greece on July 2006. The 47 revised full papers presented together with 2 keynote talks were thoroughly reviewed and selected from 130 submissions. The papers are organized in topical sections on system design and modeling, wireless sensor networks, processor design, dependable computing, architectures and implementations, and embedded sensor systems.
Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems
Author: Paul Lokuciejewski
language: en
Publisher: Springer Science & Business Media
Release Date: 2010-09-24
For real-time systems, the worst-case execution time (WCET) is the key objective to be considered. Traditionally, code for real-time systems is generated without taking this objective into account and the WCET is computed only after code generation. Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems presents the first comprehensive approach integrating WCET considerations into the code generation process. Based on the proposed reconciliation between a compiler and a timing analyzer, a wide range of novel optimization techniques is provided. Among others, the techniques cover source code and assembly level optimizations, exploit machine learning techniques and address the design of modern systems that have to meet multiple objectives. Using these optimizations, the WCET of real-time applications can be reduced by about 30% to 45% on the average. This opens opportunities for decreasing clock speeds, costs and energy consumption of embedded processors. The proposed techniques can be used for all types real-time systems, including automotive and avionics IT systems.