The Mips X Risc Microprocessor
Download The Mips X Risc Microprocessor PDF/ePub or read online books in Mobi eBooks. Click Download or Read Online button to get The Mips X Risc Microprocessor book now. This website allows unlimited access to, at the time of writing, more than 1.5 million titles, including hundreds of thousands of titles in various foreign languages.
The MIPS-X RISC Microprocessor
Author: Paul Chow
language: en
Publisher: Springer Science & Business Media
Release Date: 2013-03-09
The first Stanford MIPS project started as a special graduate course in 1981. That project produced working silicon in 1983 and a prototype for running small programs in early 1984. After that, we declared it a success and decided to move on to the next project-MIPS-X. This book is the final and complete word on MIPS-X. The initial design of MIPS-X was formulated in 1984 beginning in the Spring. At that time, we were unsure that RISe technology was going to have the industrial impact that we felt it should. We also knew of a number of architectural and implementation flaws in the Stanford MIPS machine. We believed that a new processor could achieve a performance level of over 10 times a VAX 11/780, and that a microprocessor of this performance level would convince academic skeptics of the value of the RISe approach. We were concerned that the flaws in the original RISe design might overshadow the core ideas, or that attempts to industrialize the technology would repeat the mistakes of the first generation designs. MIPS-X was targeted to eliminate the flaws in the first generation de signs and to boost the performance level by over a factor of five.
A Guide to RISC Microprocessors
A Guide to RISC Microprocessors provides a comprehensive coverage of every major RISC microprocessor family. Independent reviewers with extensive technical backgrounds offer a critical perspective in exploring the strengths and weaknesses of all the different microprocessors on the market. This book is organized into seven sections and comprised of 35 chapters. The discussion begins with an overview of RISC architecture intended to help readers understand the technical details and the significance of the new chips, along with instruction set design and design issues for next-generation processors. The chapters that follow focus on the SPARC architecture, SPARC chips developed by Cypress Semiconductor in collaboration with Sun, and Cypress's introduction of redesigned cache and memory management support chips for the SPARC processor. Other chapters focus on Bipolar Integrated Technology's ECL SPARC implementation, embedded SPARC processors by LSI Logic and Fujitsu, the MIPS processor, Motorola 88000 RISC chip set, Intel 860 and 960 microprocessors, and AMD 29000 RISC microprocessor family. This book is a valuable resource for consumers interested in RISC microprocessors.
A Practitioner's Guide to RISC Microprocessor Architecture
Author: Patrick H. Stakem
language: en
Publisher: Wiley-Interscience
Release Date: 1996-04-25
Reduced Instruction Set Computers (RISC) reduce the number of instructions performed by the microprocessor. This volume provides an overview of RISC as both a design philosophy and a marketing and technical force. It introduces the fundamentals of RISC mic