Fpga Architectures For Cryptography


Download Fpga Architectures For Cryptography PDF/ePub or read online books in Mobi eBooks. Click Download or Read Online button to get Fpga Architectures For Cryptography book now. This website allows unlimited access to, at the time of writing, more than 1.5 million titles, including hundreds of thousands of titles in various foreign languages.

Download

FPGA Architectures for Cryptography


FPGA Architectures for Cryptography

Author: Francis Michael Crowe

language: en

Publisher:

Release Date: 2007


DOWNLOAD





The volume of sensitive electronic transactions taking place over insecure media such as the Internet has increased dramatically in recent years. Cryptography is the main tool by which the transmission and storage of information ranging from an individual{u2019}s credit card details to classified government data is kept secure. This thesis investigates flexible hardware architectures for the main components of a cryptographic system, including confidentiality, authentication, integrity and non-repudiation. Each of the circuits proposed are analysed in terms of their speed, area and efficiency, and the trade-off in terms of performance for flexibility is discussed. Field Programmable Gate Arrays (FPGAs) are chosen as the platform for implementation due to the fast development time and the dedicated arithmetic logic that these devices provide. An investigation of algorithms for encryption and authentication is performed initially. A design of the Advanced Encryption Standard (AES) is described, which supports encryption and decryption, key scheduling and feedback modes of operation. Iterative and unrolled designs of a Secure Hash Algorithm (SHA) are presented, and a comparison is made between them in order to identify the most efficient structure. Architectures for public key cryptography are also proposed in this thesis. A modular exponentiation architecture based on Montgomery modular multiplication is presented, which is suitable for public key schemes such as RSA and digital signatures. Two integrated modular units that support the underlying arithmetic of elliptic curve cryptography (ECC) over large prime characteristic fields are described. A new algorithm for modular inversion is proposed, which results in an improvement in performance over previous inverter designs. The overlap in the underlying arithmetic of the RSA and ECC schemes is also exploited in a dual mode public key processor design, which supports the disparate key sizes of both schemes efficiently. An implementation combining both symmetric and public key algorithms on a PCI prototyping card is proposed. This architecture supports data encryption and authentication in parallel, as well as digital signatures and key exchange. The final part of this thesis deals with the arithmetic of pairing-based cryptography, which has generated extensive research interest in recent years. An architecture for the Tate pairing over large prime characteristic fields is proposed, which requires less FPGA resources than existing Tate pairing designs over low characteristic fields.

System-on-Chip Architectures and Implementations for Private-Key Data Encryption


System-on-Chip Architectures and Implementations for Private-Key Data Encryption

Author: Máire McLoone

language: en

Publisher: Springer Science & Business Media

Release Date: 2012-12-06


DOWNLOAD





In System-on-Chip Architectures and Implementations for Private-Key Data Encryption, new generic silicon architectures for the DES and Rijndael symmetric key encryption algorithms are presented. The generic architectures can be utilised to rapidly and effortlessly generate system-on-chip cores, which support numerous application requirements, most importantly, different modes of operation and encryption and decryption capabilities. In addition, efficient silicon SHA-1, SHA-2 and HMAC hash algorithm architectures are described. A single-chip Internet Protocol Security (IPSec) architecture is also presented that comprises a generic Rijndael design and a highly efficient HMAC-SHA-1 implementation. In the opinion of the authors, highly efficient hardware implementations of cryptographic algorithms are provided in this book. However, these are not hard-fast solutions. The aim of the book is to provide an excellent guide to the design and development process involved in the translation from encryption algorithm to silicon chip implementation.

Cryptographic Algorithms on Reconfigurable Hardware


Cryptographic Algorithms on Reconfigurable Hardware

Author: Francisco Rodriguez-Henriquez

language: en

Publisher: Springer Science & Business Media

Release Date: 2007-04-03


DOWNLOAD





Software-based cryptography can be used for security applications where data traffic is not too large and low encryption rate is tolerable. But hardware methods are more suitable where speed and real-time encryption are needed. Until now, there has been no book explaining how cryptographic algorithms can be implemented on reconfigurable hardware devices. This book covers computational methods, computer arithmetic algorithms, and design improvement techniques needed to implement efficient cryptographic algorithms in FPGA reconfigurable hardware platforms. The author emphasizes the practical aspects of reconfigurable hardware design, explaining the basic mathematics involved, and giving a comprehensive description of state-of-the-art implementation techniques.