Automatic Layout Synthesis For High Performance Full Custom Vlsi Chips
Download Automatic Layout Synthesis For High Performance Full Custom Vlsi Chips PDF/ePub or read online books in Mobi eBooks. Click Download or Read Online button to get Automatic Layout Synthesis For High Performance Full Custom Vlsi Chips book now. This website allows unlimited access to, at the time of writing, more than 1.5 million titles, including hundreds of thousands of titles in various foreign languages.
Automatic Layout Synthesis for High-performance Full Custom VLSI Chips
Abstract: "As the technology advances, millions of transistors can be integrated on a small chip area. With the trend, the physical layout synthesis by human designers becomes costly and error prone due to the various design constraints. Therefore, the demands for intelligent tools have been increasing to create physical layouts for custom logic design. We developed an automatic layout synthesis system for high-performance full custom circuits. In this thesis, we introduce our synthesis system in conjunction with related problems and solutions. Most of the problems in physical layout synthesis, namely, leaf cell construction, partitioning, placement, global routing, detailed routing and transistor/gate sizing, are addressed in our synthesis system. All necessary leaf cells are individually synthesized with customized transistor sizes before placement and tuned after detailed routing. We developed various techniques for the leaf cell synthesis to match layout experts, such as transistor folding, transistor ordering, contact placement and transistor sizing. In partitioning and placement, we concentrated our effort on data path circuits, which is one of the currently popular topics. For detailed routing, a triple-metal-layer over-the-cell router has been developed for a popular platform. Our synthesis system iteratively improves the layout until given requirements are satisfied. We tested our system with various benchmark circuits to measure the performance. Also, a whole chip layout, including bonding pads for DSP circuits, has been synthesized with a hierarchical design scheme."
Handbook of VLSI Chip Design and Expert Systems
Handbook of VLSI Chip Design and Expert Systems provides information pertinent to the fundamental aspects of expert systems, which provides a knowledge-based approach to problem solving. This book discusses the use of expert systems in every possible subtask of VLSI chip design as well as in the interrelations between the subtasks. Organized into nine chapters, this book begins with an overview of design automation, which can be identified as Computer-Aided Design of Circuits and Systems (CADCAS). This text then presents the progress in artificial intelligence, with emphasis on expert systems. Other chapters consider the impact of design automation, which exploits the basic capabilities of computers to perform complex calculations and to handle huge amounts of data with a high speed and accuracy. This book discusses as well the characterization of microprocessors. The final chapter deals with interactive I/O devices. This book is a valuable resource for system design experts, circuit analysts and designers, logic designers, device engineers, technologists, and application-specific designers.
High Performance Design Automation For Multi-chip Modules And Packages
Today's electronics industry requires new design automation methodologies that allow designers to incorporate high performance integrated circuits into smaller packaging. The aim of this book is to present current and future techniques and algorithms of high performance multichip modules (MCMs) and other packaging methodologies. Innovative technical papers in this book cover design optimization and physical partitioning; global routing/multi-layer assignment; timing-driven interconnection design (timing models, clock and power design); crosstalk, reflection, and simultaneous switching noise minimization; yield optimization; defect area minimization; low-power physical layout; and design methodologies. Two tutorial reviews review some of the most significant algorithms previously developed for the placement/partitioning, and signal integrity issues, respectively. The remaining articles review the trend of prime design automation algorithms to solve the above eight problems which arise in MCMs and other packages.